8SLVD1208-33NBGI

The IDT8SLVD1208-33I is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The IDT8SLVD1208-33I is characterized to operate from a 3.3V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the IDT8SLVD1208-33I ideal for those clock distribution applications demanding well-defined performance and repeatability. Two selectable differential inputs and eight low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise. For a 2.5 V version of this device, please refer to the 8SLVD1208I.

Key Features

• Eight low skew, low additive jitter LVDS output pairs
• Two selectable, differential clock input pairs
• Differential PCLK, nPCLK pairs can accept the following differential input levels: LVDS, LVPECL
• Maximum input clock frequency: 2GHz (maximum)
• LVCMOS/LVTTL interface levels for the control select input
• Output skew: 8ps (typical)
• Propagation delay: 240ps (typical)
• Low additive phase jitter, RMS; fREF = 156.25MHz, VPP = 1V, 10kHz - 20MHz: 82fs (typical)
• Maximum device current consumption (IDD): 190mA (maximum) @ 3.465V
• 3.3V supply voltage
• Lead-free (RoHS 6), 28-Lead VFQFN package
• -40°C to 85°C ambient operating temperature